

A CMOS pulse-shrinking delay element for time interval measurement

P Chen, Si Liu, J Wu - IEEE TRANSACTIONS ON CIRCUITS ... 2000 - [ieeexplore.ieee.org](#)
 ... This circuit operates in current-mode and offers a simpler **circuit configuration** compared with its voltage-mode counterparts in [1]-[4], [16]. ... Norwell, MA: Kluwer, 1993. A CMOS Pulse-Shrinking Delay Element For Time Interval Measurement ...

[Cited by 41](#) • [Related articles](#) • [Bib. Direct](#) • [All 7 versions](#)

[ntu.edu.tw \[PDF\]](#)
Current-Mode All-Pass Filters Using Current Differencing Buffered Amplifier and a New High-Bandpass Filter Configuration

A Tokar, S Ozoguz, O Cicekoglu, C ... - IEEE Transactions on ... 2000 - [ieeexplore.ieee.org](#)
 Page 1. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 47, NO. 9, SEPTEMBER 2000 949 [13] TH Kuo, WQ Wang, KD Chen, JR Chen, and JW Yeh, "Sta-bilizing ...

[Cited by 50](#) • [Related articles](#) • [Bib. Direct](#) • [All 3 versions](#)

Delay circuit having one of a plurality of delay lines which may be selected to provide an operation of a ring oscillator

JA Puspitar, RH Wolff, SG Worthington - US Patent 5,087,842, 1992 - Google Patents
 ... SUMMARY OF THE INVENTION 35 The invention is a delay circuit configuration that maintains the delay period near to a desired delay de spite ... the reference circuit is a serial delay line of 50 elements; in the reference circuit the output of the final delay element (inverted) is ...

[Cited by 23](#) • [Related articles](#)

Circuit configuration employing a compare unit for testing variably controlled delay units

BD McMinn, SC Horne - US Patent 5,670,294, 1996 - Google Patents
 ... 5,670,294 20 CIRCUIT CONFIGURATION EMPLOYING A COMPARE UNIT FOR TESTING VARIABLY CONTROLLED DELAY UNITS BACKGROUND OF THE INVENTION ... 2. Description of the Relevant Art An electrical **delay element** is typically associated with an output signal ...

[Cited by 10](#) • [Related articles](#)

Feedforward linearisation of 950 MHz amplifiers

RD Stewart, FF Yusubira - IEEE Proceedings H: Microwaves, ... 1988 - [ieeexplore.ieee.org](#)
 ... Fig. 1 shows the feedforward circuit configuration. ... A two tone signal comprising frequencies, and, is fed to the main amplifier via coupler C, which also feeds a small sample of this signal via **delay element** T, to coupler C. The output of the main amplifier that now contains the ...

[Cited by 26](#) • [Related articles](#) • [All 7 versions](#)

Single-electron logic device based on the binary decision diagram

N Asahi, M Akazawa, Y Ameyasu - IEEE Transactions on ... 1997 - [ieeexplore.ieee.org](#)
 ... node acts as a **delay element** that holds a messenger electron (a) (b) Fig. 5. NOT logic circuit: (a) **circuit configuration**, (b) simulation result for the operation; plotted are clock waveforms, input signal, and output (the terminal-node net charges normalized to the electron charge). ...

[Cited by 83](#) • [Related articles](#) • [Bib. Direct](#) • [All 3 versions](#)

Delay clock generator for generating a plurality of delay clocks delaying the basic clock

K Wada, M Akiyama - US Patent 5,764,052, 1996 - Google Patents
 ... Only the selector 90 always selects output of nTAT1 pin nRTPTTON OF THF " the **delay element** 81. Consequently, when all delay control DE ... 6 is a detailed circuit diagram of the delay control 11 to In-respectively have the same **circuit configuration** as circuit 31. ...

[Cited by 20](#) • [Related articles](#)

20-GHz 5-dB-Gain Analog Multipliers with AlGaAs/GaAs HBT's

K Otsutani, Y Yamauchi - IEEE Transactions on Microwave ... 1994 - [ieeexplore.ieee.org](#)
 ... i ... g ... 2 T I r - Fig. 1. **Circuit configuration** of an analog multiplier, of the RF or IF and LO ports without baluns. ... 10 100-10 LO Frequency (GHz) Fig. 6. GHz. PLO=PRF=7.5 dBm. Conversion gain versus LO frequency; swept WF and fLO, fLO=OS **delay element**, is used. ...

[Cited by 20](#) • [Related articles](#) • [Bib. Direct](#) • [All 5 versions](#)

Method for substantially eliminating hold time violations in implementing high speed logic circuits or the like

PA Price, BC Thielgas - US Patent 5,259,006, 1993 - Google Patents
 ... steps of providing a synchronizer flip-flop device or latch corresponding to every flip-flop device or latch specified in the **circuit configuration** data. ... A **delay element** 26 is shown on the clock line 28 to "b of each synchronizer 300, 306 before the user's illustrate the effect of skew ...

[Cited by 54](#) • [Related articles](#)

Surface acoustic wave ultraviolet photodetectors using epitaxial ZnO multilayers grown on r-plane sapphire

HW Enayetoglu, J Zhu, Y Chen, J Zhong, Y ... - Applied physics ... 2004 - [link.asp.org](#)
 ... A SAW UV detector was reported to cause a phase shift at when used as a **delay element** in the feedback path of an oscillator. ... at for a light power of is, corresponding to a frequency shift of in an oscillator circuit, calculated for the standard oscillator **circuit configuration** with the ...

[tsinghua.edu.cn \[PDF\]](#)

[Cited by 58](#) - [Related articles](#) - [Bib. Direct](#) - [All 6 versions](#)

 [Create email alert](#)

Google 
Result Page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2010 Google